Design and implementation of a genetic algorithm with integer number coding for the evolution of FPGAs in space applications
In [1] a form of representation of logic circuits by chains of integer numbers is presented. That type of representation is easy to simulate and to export to FPGA hardware in such a way that, by adding a genetic algorithm (GA), it can be used in an evolutionary process. Because regular GAs utilize b...
Guardado en:
| Autores principales: | Quiroga, Juan, Paz, Francisco, Capossio, Juan Pablo |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Inglés |
| Publicado: |
2012
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/23760 |
| Aporte de: |
Ejemplares similares
-
Fault tolerance in an amplifier system implemented in reconfigurable system on chip platform
por: Lovay, Mónica, et al.
Publicado: (2011) -
Application of a Genetic Algorithm in a Fault-tolerant Filter
por: Lovay, Mónica, et al.
Publicado: (2013) -
Fault-tolerant Filter based on an Evolvable Hardware Technique : A case study
por: Lovay, Mónica, et al.
Publicado: (2012) -
Adaptive amplifier system for sensor network applications
por: Lovay, Mónica, et al.
Publicado: (2011) -
MCPC: another approach to crossover in genetic algorithms
por: Esquivel, Susana Cecilia, et al.
Publicado: (1995)