A fast CORDIC co-processor architecture for digital signal processing applications
The coordinate rotational digital computer (CORDIC) is an arithmetic algorithm, which has been used for arithmetic units in the fast computing of elementary functions and for special purpose hardware in programmable logic devices. This paper describes a classification method that can be used for the...
Guardado en:
| Autores principales: | , , |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Inglés |
| Publicado: |
2000
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/23679 |
| Aporte de: |
| id |
I19-R120-10915-23679 |
|---|---|
| record_format |
dspace |
| institution |
Universidad Nacional de La Plata |
| institution_str |
I-19 |
| repository_str |
R-120 |
| collection |
SEDICI (UNLP) |
| language |
Inglés |
| topic |
Ciencias Informáticas Architectures Computer arithmetic Algorithms Hardware Signal processing |
| spellingShingle |
Ciencias Informáticas Architectures Computer arithmetic Algorithms Hardware Signal processing Giacomantone, Javier Villagarcía Wanza, Horacio A. Bria, Oscar N. A fast CORDIC co-processor architecture for digital signal processing applications |
| topic_facet |
Ciencias Informáticas Architectures Computer arithmetic Algorithms Hardware Signal processing |
| description |
The coordinate rotational digital computer (CORDIC) is an arithmetic algorithm, which has been used for arithmetic units in the fast computing of elementary functions and for special purpose hardware in programmable logic devices. This paper describes a classification method that can be used for the possible applications of the algorithm and the architecture that is required for fast hardware computing of the algorithm. |
| format |
Objeto de conferencia Objeto de conferencia |
| author |
Giacomantone, Javier Villagarcía Wanza, Horacio A. Bria, Oscar N. |
| author_facet |
Giacomantone, Javier Villagarcía Wanza, Horacio A. Bria, Oscar N. |
| author_sort |
Giacomantone, Javier |
| title |
A fast CORDIC co-processor architecture for digital signal processing applications |
| title_short |
A fast CORDIC co-processor architecture for digital signal processing applications |
| title_full |
A fast CORDIC co-processor architecture for digital signal processing applications |
| title_fullStr |
A fast CORDIC co-processor architecture for digital signal processing applications |
| title_full_unstemmed |
A fast CORDIC co-processor architecture for digital signal processing applications |
| title_sort |
fast cordic co-processor architecture for digital signal processing applications |
| publishDate |
2000 |
| url |
http://sedici.unlp.edu.ar/handle/10915/23679 |
| work_keys_str_mv |
AT giacomantonejavier afastcordiccoprocessorarchitecturefordigitalsignalprocessingapplications AT villagarciawanzahoracioa afastcordiccoprocessorarchitecturefordigitalsignalprocessingapplications AT briaoscarn afastcordiccoprocessorarchitecturefordigitalsignalprocessingapplications AT giacomantonejavier fastcordiccoprocessorarchitecturefordigitalsignalprocessingapplications AT villagarciawanzahoracioa fastcordiccoprocessorarchitecturefordigitalsignalprocessingapplications AT briaoscarn fastcordiccoprocessorarchitecturefordigitalsignalprocessingapplications |
| bdutipo_str |
Repositorios |
| _version_ |
1764820466090901505 |