A system to detect timing problems in digital circuits
Nowadays, the digital circuit production is carried out specifying the circuit functionality using a hardware description language. Then, this specification is synthesized down to a structural netlist suitable for use by the target technologys place-and-route applications. Many synthesis tools make...
Guardado en:
| Autores principales: | Pelaez, Esteban, Berón, Mario, Salgado, Carlos Humberto, Peralta, Mario, Baigorria, Lorena, Garis, Ana Gabriela, Montejano, Germán Antonio, Riesco, Daniel Eduardo, Henriques, Pedro Rangel |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Español |
| Publicado: |
2010
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/19296 |
| Aporte de: |
Ejemplares similares
-
Automatic detection of negated findings with nooj: First results
por: Koza, W., et al. -
Automatic detection of negated findings with nooj: First results
Publicado: (2018) -
Linguistics in philosophy /
por: Vendler, Zeno
Publicado: (1967) -
Circuit design and simulation with VHDL /
por: Pedroni, Volnei A.
Publicado: (2010) -
Introducción al análisis de lo descriptivo /
por: Hamon, Philippe
Publicado: (1991)