A system to detect timing problems in digital circuits
Nowadays, the digital circuit production is carried out specifying the circuit functionality using a hardware description language. Then, this specification is synthesized down to a structural netlist suitable for use by the target technologys place-and-route applications. Many synthesis tools make...
| Autores principales: | , , , , , , , , |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Español |
| Publicado: |
2010
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/19296 |
| Aporte de: |
| id |
I19-R120-10915-19296 |
|---|---|
| record_format |
dspace |
| institution |
Universidad Nacional de La Plata |
| institution_str |
I-19 |
| repository_str |
R-120 |
| collection |
SEDICI (UNLP) |
| language |
Español |
| topic |
Ciencias Informáticas false path syntactic analysis semantic analysis hardware description languages intermediate language SOFTWARE ENGINEERING |
| spellingShingle |
Ciencias Informáticas false path syntactic analysis semantic analysis hardware description languages intermediate language SOFTWARE ENGINEERING Pelaez, Esteban Berón, Mario Salgado, Carlos Humberto Peralta, Mario Baigorria, Lorena Garis, Ana Gabriela Montejano, Germán Antonio Riesco, Daniel Eduardo Henriques, Pedro Rangel A system to detect timing problems in digital circuits |
| topic_facet |
Ciencias Informáticas false path syntactic analysis semantic analysis hardware description languages intermediate language SOFTWARE ENGINEERING |
| description |
Nowadays, the digital circuit production is carried out specifying the circuit functionality using a hardware description language. Then, this specification is synthesized down to a structural netlist suitable for use by the target technologys place-and-route applications. Many synthesis tools make this task introducing some unnecessary gates and wires in the final circuit. As a consequence, it can appear a circuit containing one or more paths that do not influence the circuit output. This kind of non-relevant paths is known as False Path.
The problem with false paths is that if they are not considered, the circuit delay may be overestimated during design analysis and optimization. For this reason, the digital circuit industry is looking for effective methods and tools to overcome the mentioned drawbacks. This paper presents a system to detect False Paths based on the analysis of the circuit intermediate specification. The tool analyzes the specification using compilation techniques and then applies some special purpose algorithms for detecting false paths. Furthermore, it shows the gates and wires that are not necessary for the circuit final version. |
| format |
Objeto de conferencia Objeto de conferencia |
| author |
Pelaez, Esteban Berón, Mario Salgado, Carlos Humberto Peralta, Mario Baigorria, Lorena Garis, Ana Gabriela Montejano, Germán Antonio Riesco, Daniel Eduardo Henriques, Pedro Rangel |
| author_facet |
Pelaez, Esteban Berón, Mario Salgado, Carlos Humberto Peralta, Mario Baigorria, Lorena Garis, Ana Gabriela Montejano, Germán Antonio Riesco, Daniel Eduardo Henriques, Pedro Rangel |
| author_sort |
Pelaez, Esteban |
| title |
A system to detect timing problems in digital circuits |
| title_short |
A system to detect timing problems in digital circuits |
| title_full |
A system to detect timing problems in digital circuits |
| title_fullStr |
A system to detect timing problems in digital circuits |
| title_full_unstemmed |
A system to detect timing problems in digital circuits |
| title_sort |
system to detect timing problems in digital circuits |
| publishDate |
2010 |
| url |
http://sedici.unlp.edu.ar/handle/10915/19296 |
| work_keys_str_mv |
AT pelaezesteban asystemtodetecttimingproblemsindigitalcircuits AT beronmario asystemtodetecttimingproblemsindigitalcircuits AT salgadocarloshumberto asystemtodetecttimingproblemsindigitalcircuits AT peraltamario asystemtodetecttimingproblemsindigitalcircuits AT baigorrialorena asystemtodetecttimingproblemsindigitalcircuits AT garisanagabriela asystemtodetecttimingproblemsindigitalcircuits AT montejanogermanantonio asystemtodetecttimingproblemsindigitalcircuits AT riescodanieleduardo asystemtodetecttimingproblemsindigitalcircuits AT henriquespedrorangel asystemtodetecttimingproblemsindigitalcircuits AT pelaezesteban systemtodetecttimingproblemsindigitalcircuits AT beronmario systemtodetecttimingproblemsindigitalcircuits AT salgadocarloshumberto systemtodetecttimingproblemsindigitalcircuits AT peraltamario systemtodetecttimingproblemsindigitalcircuits AT baigorrialorena systemtodetecttimingproblemsindigitalcircuits AT garisanagabriela systemtodetecttimingproblemsindigitalcircuits AT montejanogermanantonio systemtodetecttimingproblemsindigitalcircuits AT riescodanieleduardo systemtodetecttimingproblemsindigitalcircuits AT henriquespedrorangel systemtodetecttimingproblemsindigitalcircuits |
| bdutipo_str |
Repositorios |
| _version_ |
1764820464246456322 |