Protecting Chips Against Hold Time Violations Due to Variability
This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units. The consequences of variability to several aspects of circuit design, such as logic gates, s...
Guardado en:
Autor principal: | Neuberger, Gustavo |
---|---|
Otros Autores: | Wirth, Gilson, Reis, Ricardo |
Formato: | Libro electrónico |
Lenguaje: | Inglés |
Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2014.
|
Materias: | |
Acceso en línea: | http://dx.doi.org/10.1007/978-94-007-2427-3 |
Aporte de: | Registro referencial: Solicitar el recurso aquí |
Ejemplares similares
-
Trace-Based Post-Silicon Validation for VLSI Circuits
por: Liu, Xiao
Publicado: (2014) -
Exploring Memory Hierarchy Design with Emerging Memory Technologies
por: Sun, Guangyu
Publicado: (2014) -
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
por: Noia, Brandon
Publicado: (2014) -
Integrated Circuit Authentication Hardware Trojans and Counterfeit Detection /
por: Tehranipoor, Mohammad
Publicado: (2014) -
Routing Algorithms in Networks-on-Chip
Publicado: (2014)