Turbo Decoder Architecture for Beyond-4G Applications

This book describes the most recent techniques for turbo decoder implementation, especially for 4G and beyond 4G applications.  The authors reveal techniques for the design of high-throughput decoders for future telecommunication systems, enabling designers to reduce hardware cost and shorten proce...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autor principal: Wong, Cheng-Chi
Otros Autores: Chang, Hsie-Chia
Formato: Libro electrónico
Lenguaje:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2014.
Materias:
Acceso en línea:http://dx.doi.org/10.1007/978-1-4614-8310-6
Aporte de:Registro referencial: Solicitar el recurso aquí
LEADER 03666Cam#a22004455i#4500
001 INGC-EBK-000107
003 AR-LpUFI
005 20220927105634.0
007 cr nn 008mamaa
008 131001s2014 xxu| s |||| 0|eng d
020 |a 9781461483106 
024 7 |a 10.1007/978-1-4614-8310-6  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
100 1 |a Wong, Cheng-Chi.  |9 260123 
245 1 0 |a Turbo Decoder Architecture for Beyond-4G Applications   |h [libro electrónico] /   |c by Cheng-Chi Wong, Hsie-Chia Chang. 
260 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a viii, 100 p :   |b il. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Conventional Architecture of Turbo Decoder -- Turbo Decoder with Parallel Processing -- Low-Complexity Solution for Highly Parallel Architecture -- High Efficiency Solution for Highly Parallel Architecture. 
520 |a This book describes the most recent techniques for turbo decoder implementation, especially for 4G and beyond 4G applications.  The authors reveal techniques for the design of high-throughput decoders for future telecommunication systems, enabling designers to reduce hardware cost and shorten processing time.  Coverage includes an explanation of VLSI implementation of the turbo decoder, from basic functional units to advanced parallel architecture. Several state-of-the-art techniques that improve complexity and/or throughput are introduced.  The authors discuss both hardware architecture techniques and experimental results, showing the variations in area/throughput/performance with respect to several techniques. This book also illustrates turbo decoders for 3GPP-LTE/LTE-A and IEEE 802.16e/m standards, which provide a low-complexity but high-flexibility circuit structure to support these standards and enables designs that reconfigure block size and parallelism.  Case studies include the discussions of both throughput and performance of each mode (block size/parallelism/iteration).  This book not only highlights the critical design issues that restrict the speedup of parallel architecture, but it also provides the solutions to overcome these limitations by modifying slightly the turbo codec of modern standards.     ·         Offers readers a complete introduction to practical turbo decoder design; ·         Describes different design methodologies and explains the trade-offs between performance improvement and overhead; ·         Explains modern techniques for state-of-the-art designs; ·         Includes simulation and implementation results with respect to various decoder circuit designs; ·         Reveals novel approaches to higher operating efficiency of turbo decoders for beyond 4G applications. 
650 0 |a Engineering.  |9 259622 
650 0 |a Microprocessors.  |9 259640 
650 0 |a Electrical engineering.  |9 259797 
650 0 |a Electronic circuits.  |9 259798 
650 2 4 |a Circuits and Systems.  |9 259651 
650 2 4 |a Communications Engineering, Networks.  |9 259799 
650 2 4 |a Processor Architectures.  |9 259645 
700 1 |a Chang, Hsie-Chia.  |9 260124 
776 0 8 |i Printed edition:  |z 9781461483090 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4614-8310-6 
912 |a ZDB-2-ENG 
929 |a COM 
942 |c EBK  |6 _ 
950 |a Engineering (Springer-11647) 
999 |a SKV  |c 27535  |d 27535