High Performance Multi-Channel High-Speed I/O Circuits

This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at highe...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autor principal: Oh, Taehyoun
Otros Autores: Harjani, Ramesh
Formato: Libro electrónico
Lenguaje:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2014.
Colección:Analog Circuits and Signal Processing,
Materias:
Engineering.
Microwaves.
Optical engineering.
Electronics.
Microelectronics.
Electronic circuits.
Circuits and Systems.
Instrumentation.
Acceso en línea:http://dx.doi.org/10.1007/978-1-4614-4963-8
Aporte de:Registro referencial: Solicitar el recurso aquí
Bibliotecas (ING-UNLP) de Universidad Nacional de La Plata
Tabla de Contenidos:
  • Introduction
  • 2x6 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Scheme in 130 nm CMOS Process
  • 4x12 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Receiver in 65 nm CMOS Process
  • Adaptive XTCR, AGC, and Adaptive DFE Loop
  • Research Summary & Contributions
  • References
  • Appendix A: Noise Analysis
  • Appendix B: Issues of Applying Consecutive 2x2 XTCR on Multi-Lane I/Os (â%¥ 4)
  • Appendix C: Transmitter-Side Discrete-Time FIR XTC Filter versus Receiver-Side Analog-IIR XTC Filter
  • Appendix D: Line Mismatch Sensitivity
  • Appendix E: Input Matching for 4x4 XTCR Receiver Test Bench
  • Appendix F: Bandwidth Improvement by Technology Scaling.

Ejemplares similares