High Performance Multi-Channel High-Speed I/O Circuits

This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at highe...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autor principal: Oh, Taehyoun
Otros Autores: Harjani, Ramesh
Formato: Libro electrónico
Lenguaje:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2014.
Colección:Analog Circuits and Signal Processing,
Materias:
Acceso en línea:http://dx.doi.org/10.1007/978-1-4614-4963-8
Aporte de:Registro referencial: Solicitar el recurso aquí
LEADER 03474Cam#a22004695i#4500
001 INGC-EBK-000071
003 AR-LpUFI
005 20220927105617.0
007 cr nn 008mamaa
008 130906s2014 xxu| s |||| 0|eng d
020 |a 9781461449638 
024 7 |a 10.1007/978-1-4614-4963-8  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
100 1 |a Oh, Taehyoun.  |9 259987 
245 1 0 |a High Performance Multi-Channel High-Speed I/O Circuits   |h [libro electrónico] /   |c by Taehyoun Oh, Ramesh Harjani. 
260 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a x, 89 p. :   |b il. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Analog Circuits and Signal Processing,  |x 1872-082X 
505 0 |a Introduction -- 2x6 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Scheme in 130 nm CMOS Process -- 4x12 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Receiver in 65 nm CMOS Process -- Adaptive XTCR, AGC, and Adaptive DFE Loop -- Research Summary & Contributions -- References -- Appendix A: Noise Analysis -- Appendix B: Issues of Applying Consecutive 2x2 XTCR on Multi-Lane I/Os (â%¥ 4) -- Appendix C: Transmitter-Side Discrete-Time FIR XTC Filter versus Receiver-Side Analog-IIR XTC Filter -- Appendix D: Line Mismatch Sensitivity -- Appendix E: Input Matching for 4x4 XTCR Receiver Test Bench -- Appendix F: Bandwidth Improvement by Technology Scaling. 
520 |a This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at higher speeds.  This book is one of the first to discuss in detail the problem of crosstalk and ISI mitigation encountered as data rates have continued beyond 10Gb/s. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures. ·         Describes technology and design ideas for power-efficient crosstalk cancellation in multi-channel high-speed I/O circuits; ·         Includes critical background knowledge related to channel ISI equalization circuits; ·         Provides crosstalk cancellation circuit methods that can be adapted efficiently to currently used equalization circuits in high-speed I/O receivers; key crosstalk cancellation blocks can be merged easily with automatic gain control (AGC) circuits in current I/O systems. 
650 0 |a Engineering.  |9 259622 
650 0 |a Microwaves.  |9 259678 
650 0 |a Optical engineering.  |9 259679 
650 0 |a Electronics.  |9 259648 
650 0 |a Microelectronics.  |9 259649 
650 0 |a Electronic circuits.  |9 259798 
650 2 4 |a Circuits and Systems.  |9 259651 
650 2 4 |a Instrumentation.  |9 259652 
700 1 |a Harjani, Ramesh.  |9 259988 
776 0 8 |i Printed edition:  |z 9781461449621 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4614-4963-8 
912 |a ZDB-2-ENG 
929 |a COM 
942 |c EBK  |6 _ 
950 |a Engineering (Springer-11647) 
999 |a SKV  |c 27499  |d 27499