Design for Manufacturability From 1D to 4D for 90-22 nm Technology Nodes /

This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes.  It is a valuable guide for layout designers, packaging engineers...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autor principal: Balasinski, Artur
Formato: Libro electrónico
Lenguaje:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2014.
Materias:
Acceso en línea:http://dx.doi.org/10.1007/978-1-4614-1761-3
Aporte de:Registro referencial: Solicitar el recurso aquí
LEADER 02856Cam#a22004695i#4500
001 INGC-EBK-000056
003 AR-LpUFI
005 20220927105609.0
007 cr nn 008mamaa
008 131005s2014 xxu| s |||| 0|eng d
020 |a 9781461417613 
024 7 |a 10.1007/978-1-4614-1761-3  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
100 1 |a Balasinski, Artur.  |9 259935 
245 1 0 |a Design for Manufacturability   |h [libro electrónico] : ;   |b From 1D to 4D for 90-22 nm Technology Nodes /   |c by Artur Balasinski. 
260 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a viii, 278 p :   |b il. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Preface -- Classic DfM: from 2D to 3D -- DfM at 28 nm and Beyond -- New DfM Domain: Stress Effects -- Conclusions and Future Work. 
520 |a This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes.  It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package. ·         Provides design for manufacturability guidelines on layout techniques for the most advanced, 22 nm  technology nodes; ·         Includes information valuable to layout designers, packaging engineers and quality engineers, working on memories, logic, system-on-chip and system-in-package;  ·         Offers a highly-accessible, single-source reference to information otherwise available only from disparate sources; ·         Helps readers to translate reliability methodology into real design flows. 
650 0 |a Engineering.  |9 259622 
650 0 |a Quality control.  |9 259696 
650 0 |a Reliability.  |9 259697 
650 0 |a Industrial safety.  |9 259698 
650 0 |a Electronics.  |9 259648 
650 0 |a Microelectronics.  |9 259649 
650 0 |a Electronic circuits.  |9 259798 
650 2 4 |a Circuits and Systems.  |9 259651 
650 2 4 |a Instrumentation.  |9 259652 
650 2 4 |a Safety and Risk.  |9 259701 
776 0 8 |i Printed edition:  |z 9781461417606 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4614-1761-3 
912 |a ZDB-2-ENG 
929 |a COM 
942 |c EBK  |6 _ 
950 |a Engineering (Springer-11647) 
999 |a GEB  |c 27484  |d 27484