A low cost advance encryption standard (AES) co-processor implementation
The need for privacy has become a major priority for both governments and civilians desiring protection from signal interception. Widespread use of personal communications devices has only increased demand for a level of security on previously insecure communications. This paper presents a novel low...
Guardado en:
| Autores principales: | Hernandez, Orlando J., Sodon, Thomas, Adel, Michael, Kupp, Nathan |
|---|---|
| Formato: | Articulo |
| Lenguaje: | Inglés |
| Publicado: |
2008
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/9617 http://journal.info.unlp.edu.ar/wp-content/uploads/JCST-Apr08-2.pdf |
| Aporte de: |
Ejemplares similares
-
Minimum area, low cost fpga implementation of aes
por: Liberatori, Mónica Cristina, et al.
Publicado: (2004) -
Diseño de sensor VLSI para instrumentación y control
por: Romero, Alejandra -
A co-design methodology for processor-centric embedded systems with hardware acceleration using FPGA
por: Pedre, Sol
Publicado: (2012) -
A co-design methodology for processor-centric embedded systems with hardware acceleration using FPGA
por: Pedre, S., et al. -
The chipmakers /
Publicado: (1988)