Application of a Genetic Algorithm in a Fault-tolerant Filter
This paper presents an eighth order low-pass filter which has characteristics of fault tolerance through the use of evolvable hardware (EHW). A field programmable analog array (FPAA) is used to implement the filter under study. The reconfiguration process of the filter involves the execution of a g...
Guardado en:
| Autores principales: | Lovay, Mónica, Peretti, Gabriela, Romero, Eduardo, Marqués, Carlos |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Inglés |
| Publicado: |
2013
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/76858 http://42jaiio.sadio.org.ar/proceedings/simposios/Trabajos/AST/13.pdf |
| Aporte de: |
Ejemplares similares
-
Fault-tolerant Filter based on an Evolvable Hardware Technique : A case study
por: Lovay, Mónica, et al.
Publicado: (2012) -
Design and implementation of a genetic algorithm with integer number coding for the evolution of FPGAs in space applications
por: Quiroga, Juan, et al.
Publicado: (2012) -
Initial Sensor Network Design with a Multi-Objective Genetic Algorithm
por: Carballido, Jessica Andrea, et al.
Publicado: (2004) -
Adaptive amplifier system for sensor network applications
por: Lovay, Mónica, et al.
Publicado: (2011) -
Fault tolerance in an amplifier system implemented in reconfigurable system on chip platform
por: Lovay, Mónica, et al.
Publicado: (2011)