Metrics for FIR Filters based on distributed arithmetic in FPGA
In this paper, metrics regarding different architectures for distributed arithmetic based FIR filters in FPGA are presented. Main filter parameters are described as well as diverse design techniques applied: pipelining, bit-serial, digit-serial y bit-parallel. Each filter description was written in...
Guardado en:
| Autores principales: | Vázquez, Martín Osvaldo, Simonelli, Daniel Horacio, Acosta, Nelson |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Inglés |
| Publicado: |
2004
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/22495 |
| Aporte de: |
Ejemplares similares
-
Metrics for fast, low-cost adders in FPGA
por: Simonelli, Daniel Horacio, et al.
Publicado: (2003) -
Minimum area, low cost fpga implementation of aes
por: Liberatori, Mónica Cristina, et al.
Publicado: (2004) -
Efficient least squares adaptive algorithms for FIR tranversal filtering.
por: Glentis, George-Othon -
FPGA-Based Digital filters using Bit-Serial arithmetic
por: Arroyuelo, Mónica, et al.
Publicado: (2007) -
Métricas para la evaluación de performance en procesamiento paralelo
por: Naiouf, Marcelo, et al.
Publicado: (1999)