Reducing the LSQ and L1 data cache power consumption
In most modern processor designs, the HW dedicated to store data and instructions (memory hierarchy) has become a major consumer of power. In order to reduce this power consumption, we propose in this paper two techniques, one to filter accesses to the LSQ (Load-Store Queue) based on both timing and...
Guardado en:
| Autores principales: | Apolloni, Rubén, Carazo, P., Castro, Fernando, Chaver, Daniel, Piñuel, Luis, Tirado Fernández, Francisco |
|---|---|
| Formato: | Objeto de conferencia |
| Lenguaje: | Español |
| Publicado: |
2010
|
| Materias: | |
| Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/19346 |
| Aporte de: |
Ejemplares similares
-
Memory disambiguation hardware: a review
por: Castro, Fernando, et al.
Publicado: (2008) -
Research data access and management initiatives in Argentina
por: Bongiovani, Paola Carolina
Publicado: (2019) -
Importancia de la no coherencia de cache en un sistema multiprocesador
por: García, Rafael B., et al.
Publicado: (2006) -
Structural interpretation of the northern flatslab zone from magnetic data. Precordillera of San Juan and La Rioja
por: Sánchez, M.A., et al. -
Structural interpretation of the northern flatslab zone from magnetic data. Precordillera of San Juan and La Rioja
por: Folguera, Andrés
Publicado: (2016)