A 1.6Gb/s CMOS LVDS Transmitter with a Programmable Pre-Emphasis System
A 12 parallel low voltage differential signaling (LVDS) transmitter fabricated in 0.13 μm CMOS is presented. Each LVDS channel can operate over 1.6 Gb/s and includes a programmable pre-emphasis circuit designed to reduce the data-dependent jitter (DDJ) caused by different lengths of PCB tra...
Guardado en:
| Autores principales: | Reyes, Benjamín T, Paulina, German, Tealdi, Lucas, Labat, Emanuel, Sanchez, Raúl, Mandolesi, Pablo S., Hueda, Mario R. |
|---|---|
| Formato: | conferenceObject |
| Lenguaje: | Inglés |
| Publicado: |
2022
|
| Materias: | |
| Acceso en línea: | http://hdl.handle.net/11086/28928 |
| Aporte de: |
Ejemplares similares
-
Bloques de generación de reloj y trasmisión de datos de alta velocidad
por: Falcón, Alfredo Angel
Publicado: (2018) -
A 6-bit 2GS/s CMOS Time-Interleaved ADC for Analysis of Mixed-Signal Calibration Techniques
por: Reyes, Benjamín, et al.
Publicado: (2022) -
Nested parallelism in parallels paradigms
por: Piccoli, María Fabiana, et al.
Publicado: (2000) -
Enhancing data parallel aplications with task parallelism
por: Fernández, Jacqueline, et al.
Publicado: (2001) -
The collective computing model
por: Gonzalez, Jesús Alberto, et al.
Publicado: (2000)