Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how...
Guardado en:
| Autor principal: | Mandal, Ayan |
|---|---|
| Otros Autores: | Khatri, Sunil P., Mahapatra, Rabi |
| Formato: | Libro electrónico |
| Lenguaje: | Inglés |
| Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2014.
|
| Materias: | |
| Acceso en línea: | http://dx.doi.org/10.1007/978-1-4614-9405-8 |
| Aporte de: | Registro referencial: Solicitar el recurso aquí |
Ejemplares similares
-
Routing Algorithms in Networks-on-Chip
Publicado: (2014) -
Debugging Systems-on-Chip Communication-centric and Abstraction-based Techniques /
por: Vermeulen, Bart
Publicado: (2014) -
Pipelined Multiprocessor System-on-Chip for Multimedia
por: Javaid, Haris
Publicado: (2014) -
Embedded Memory Design for Multi-Core and Systems on Chip
por: Mohammad, Baker
Publicado: (2014) -
Models, Methods, and Tools for Complex Chip Design Selected Contributions from FDL 2012 /
Publicado: (2014)